S B	Roll	No
J.D.	NOII.	INU

DIGITAL ELECTRONICS 3rd Exam/ECE/IT/CSE/0195/Jun'2022 (For 2018 Batch Onwards)

	(FOI 2016 Batch Oliwards)	
Duration	on: 3Hrs.	M.Marks:75
	SECTION-A	
	as directed.	15x1=15
	The no. of bits in a nibble is	
	Octal system uses digits from	
	Decimal 8 in excess-3 code is	
d.	A+ (B.C) =	
e.	BCD stands for	
	changes serial data into parallel data.	
	A Half adder adds bits.	
	And are UNIVERSAL gates.	
i.	A flip flop is memory element.(T/F)	
j.	EPROM is available in all technologies.(T/F)	
k.	ASCII stands for 4:1 Multiplexer has number of select lines.	
l.	4:1 Multiplexer has number of select lines.	
	Race around condition can be avoided by using Master Slave JK flip flop .	(T/F)
n.	PIPO stands for	
0.	LED stands for	
	25251231 B	
00.41	SECTION-B	<i>(</i>
	tempt any six questions.	6x5=30
	Differentiate between Analog and Digital signals?	
	Draw and explain the circuit for half subtractor?	
	Define SSI, MSI, LSI, VLSI and ULSI? What is a Titlin floo? Show its symbol and draw truth table for pagetive of	dae triggered T flip flep
	What is a T flip flop? Show its symbol and draw truth table for negative 6 Draw logic circuit of 4:1 multiplexer and explain its working?	eage inggerea i nip nop
	Differentiate between asynchronous and synchronous counters?	
	Explain the working of decade counter?	
	Draw the circuit of parallel in- parallel out shift register and explain its we	orking?
VIII.	braw the circuit of paraller in- paraller out shift register and explain its w	orking:
	SECTION-C	
Q3. At	tempt any three questions.	3x10=30
a.	Explain working and construction of JK flip flop. How Race around condit	ion can be avoided by
	using Master Slave JK flip flop?	-
b.	Define logic gate? Explain various logic gates along with symbols and tru	th tables?
C.	Minimize and implement in SOP form	
	$F(A, B, C, D) = \sum_{m} (1, 2, 3, 6, 8, 12, 14, 15)$	
	Draw and explain the circuit for half adder and full adder?	
e.	Explain the following i) Universal shift registers ii) seven segmen	nt display