

S. B. Roll. No.....

**VLSI SYSTEM DESIGN**  
**6<sup>th</sup> Exam/ECE/3613/Dec'22**  
**(For 2018 Batch Onwards)**

**Duration: 3Hrs.**

**M.Marks:75**

**SECTION-A**

**Q1. Do as directed.**

**15x1=15**

- a. VHDL stands for \_\_\_\_\_
- b. FPAA stands for \_\_\_\_\_
- c. PEEL stands for \_\_\_\_\_
- d. PLAs stands for \_\_\_\_\_
- e. VHDL models can be of \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_ types.
- f. Operator which calculates MODULUS in VHDL is \_\_\_\_\_.
- g. Symbol for "not equal to" sign in VHDL is \_\_\_\_\_.
- h. Architecture of an entity defines \_\_\_\_\_ functionality.
- i. A basic identifier in VHDL is composed of a \_\_\_\_\_ of one or more characters.
- j. An entity declaration describes \_\_\_\_\_ of the entity.
- k. Concatenation (&) operator is in \_\_\_\_\_ operators.
- l. \_\_\_\_\_ is used at the end of the statement in VHDL language.
- m. Access types are similar to \_\_\_\_\_ in traditional programming languages.
- n. Port names consist of letters, digits and underscore. (T/F)
- o. VHDL is an event-driven language. (T/F)

**SECTION-B**

**Q2. Attempt any six questions.**

**6x5=30**

- i. List down various features of VHDL.
- ii. Write a VHDL code for half adder using Dataflow style of modelling.
- iii. What is the difference between GAL and PAL?
- iv. What is an operator overloading? Explain its use in VHDL.
- v. Explain Process statement with example.
- vi. What is entity declaration? Write its syntax.
- vii. Differentiate between concurrent statement and sequential statement.
- viii. Write a VHDL code for 2-to-1 multiplexer.

**SECTION-C**

**Q3. Attempt any three questions.**

**3x10=30**

- a. Explain behavioral, dataflow and structural modelling techniques with example.
- b. Compare CPLDs and FPGA in detail.
- c. Design BCD to Gray code converter using VHDL language.
- d. Explain conventional ASIC design flow in detail.
- e. Explain different operators used in VHDL language.
- f. Design a sequential circuit of 4-bit down counter with VHDL.